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ABSTRACT 
In the MOBY DICK project we develop and define the architecture 
of a new generation of mobile hand-held computers called Mobile 
Digital Companions. The Companions must meet several major 
requirements: high performance, energy efficient, a notion of 
Quality of Service (QoS), small size, and low design complexity. 
To address these requirements we need to revise the architecture 
of the hardware, the operating system, and applications. 
-The approach is based on dedicated functionality and the 
extensive use of energy reduction techniques at all levels of 
system design. The Mobile Digital Companion has an 
unconventional architecture that saves energy by using system 
decomposition at different levels of the architecture and exploits 
locality of reference with dedicated, optimised modules. A 
reconfigurable internal communication network switch called 
Octopus exploits locality of reference and eliminates wasteful data 
copies. The switch is implemented as a simplified ATM switch 
and provides Quality of Service guarantees and enough bandwidth 
for multimedia applications. We have built a testbed of the 
architecture, of which we will present performance and energy 
consumption characteristics. 
Keywords 
Handheld computers, energy efficiency, switching fabric, 
multimedia, Quality of Service 
1. INTRODUCTION 
One of the most compelling issues in mobile computing is to keep 
the energy consumption of the mobile low. This paper discusses 
the system architecture and interconnection structure of a portable 
computer, called Mobile Digital Companion, which provides 
support for handling multimedia applications energy efficiently. 
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The architecture of a Mobile Digital Companion was designed as 
part of the MOBY DICK project [16]. This project addresses 
fundamental issues in the architecture, design and implementation 
of low-power hand-held computers, with particular emphasis on 
energy conservation. 
The Mobile Digital Companion is envisioned to be a small 
personal portable computer and wireless communications device 
that can replace cash, cheque book, passport, keys, diary, phone, 
pager, maps and possibly briefcases as well [9]. It is resource- 
poor, i.e. small amount of memory, limited battery life, low 
processing power, and connected to the environment via a 
(wireless) network with variable connectivity. An important 
feature is the interface and interaction with the user: voice and 
image input and output (speech and pattern recognition) will be 
key functions. The use of real-time multimedia data types like 
video, speech, animation and music greatly improve the usability, 
quality, productivity, and enjoyment of these systems. Multimedia 
applications are characterised by their requirement for transport of 
multiple synchronised media streams. Some of these streams 
(typically video streams) have high bandwidth and stringent real- 
time requirements. Most of the applications we consider require 
not only a certain Quality of Service for the communication, but 
also a significant amount of computing power. The compute 
requirements stem from operations such as 
compression/decompression, data encryption, image and speech 
processing, and computer graphics. 
The Mobile Digital Companion will be a versatile device that 
combines multimedia and communication functionality in one 
single portable device. Nevertheless these functions have to be 
provided by relatively little hardware and consume little energy 
because a main requirement for the Companion is small size and 
weight. Current technology, architectures and system software is 
by far not capable of dealing with these requirements, the energy 
consumption that would be needed is far too much. Therefore we 
need to revise the system architecture of a handheld multimedia 
computer. 
Approach 
The approach to achieve such a system is to have autonomous, 
recontigurable modules such as network, video and audio devices, 
interconnected by a switch rather than by a bus, and to offload as 
much as work as possible from the CPU to programmable 
modules placed in the data streams. Thus, communication 
between components is not broadcast over a bus but delivered 
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exactly where it is needed, work is carried out where and when the 
data passes through, bypassing the memory. Modules are 
autonomously entering an energy-conserving mode and adapt 
themselves to the current state of the resources, the environment 
and the requirements of the user. To support this, the operating 
system must become a small, distributed system with co-operating 
processes occupying programmable components, among which 
the CPU is merely the most flexibly programmable one. The 
interconnect of the architecture is based on a switch, called 
Octopus, which interconnects a general-purpose processor, 
(multimedia) devices, and a wireless network interface. 
Outline 
In this paper we first motivate why there is a need to revise the 
system architecture of a portable computer. Then we will give an 
architectural overview of the Mobile Digital Companion, and give 
a short overview of the state of the art in mobile multimedia 
computing. We then present the architecture and design of the 
interconnection network, the Octopus switch. Topics of special 
interest are the buffer organisation, the scheduling techniques 
used, and the internal communication protocol. In section 5 the 
testbed implementation of the Octopus switch is described, and 
performance and energy consumption measurements are 
presented. Finally, we present the summary and conclusions in 
section 6. 
2. MOTIVATION 
The computer industry has made enormous progress in the 
development of mobile computing and the design of portable 
computers. These systems are generally based on architectures of 
high performance computers that have some provisions for 
wireless computing and a rudimentary form of power 
management. In this section we will show that such an approach is 
not enough if we want to be able to have a hand-held machine that 
can be used conveniently in a wireless environment. 
2.1 Limitation of Energy Resources 
Personal computers are becoming an integral part of daily life, as 
portable appliances such as wristwatches, games and cellular 
phones have become over the last few years. These devices now 
support a constantly expanding range of functions, and multiple 
devices are converging into a single unit. The emergence of 
wireless communication and the enormous improvements in 
technology that allows us to integrate many functions in one chip 
has opened many possibilities for mobile computing. However, it 
is becoming increasingly evident that merely increasing the 
processing power and raising raw network bandwidth does not 
translate to better devices. Weight and battery life are equally 
important as processing speed. These two factors are related by 
battery size: to operate a computer over a longer time without 
recharging, we need a larger, heavier, battery. Energy 
consumption is the limiting factor in the amount of functionality 
that can be placed in portable computers. 
2.2 System Level Integration 
In the traditional design of a mobile, a number of problem areas in 
hardware and software architectures can be identified concerning 
the energy consumption. The major reason is that current 
operating system software and networking software emphasises 
flexibility and performance, and is constructed from components 
developed by independent groups. A good working practise is to 
define interfaces in a hierarchical way, since it reduces the 
complexity of the system to manageable proportions. However, 
the result of this flexibility and this development approach is that 
numerous unnecessary data copies occur between different 
modules. Operations such as data copying, servicing of interrupts, 
context switches, software compression, are currently often 
responsible for poor performance and high energy consumption. 
Research has shown that there is no single approach for reducing 
energy in systems like the Mobile Digital Companion [5]. While 
low-power components and subsystems are essential building 
blocks for portable systems, little effort has been directed towards 
dedicated low-power hardware architectures by considering the 
system as a whole. The ability to integrate diverse functions of a 
system on the same chip provides the challenge and opportunity 
to do system architecture design and optimisations across diverse 
system layers and functions. Especially a mobile computing 
device that combines multimedia computing and communication 
functions exemplifies the need for system level integration. 
Functions ranging from audio and video processing, radio 
modem, wireless interface, security mechanisms, and user 
interface oriented applications have to be integrated in a small 
portable device with a limited amount of energy. Information 
generated by a device or an application has to traverse and be 
processed at all these layers, providing the system architect with a 
rich design space of trade-offs. 
The vision in the MOBY DICK project is that there is a vital 
relationship between hardware architecture, operating system 
architecture, applications’ architecture and human-interface 
architecture, where each benefits from the others: the applications 
can adapt to the power situation if they have an appropriate 
operating system API for doing so; the operating system can 
minimise the energy consumption by keeping as many as 
components turned off as possible; the hardware architecture can 
be designed to route data paths in such a way that, for specific 
functions, only a minimum of components need to be active. 
2.3 Energy Effkiency and Flexibility 
As mobile computers must remain usable in a variety of 
environments, they have to support different encoding and 
encryption schemes and protocols to conform to different network 
standards, and to adapt to various operating conditions. A mobile 
computer will therefore require a large amount of circuits that can 
be customised for specific applications to stay versatile and 
competitive. Programmability and adaptability is thus an 
important requirement for mobile systems, since the mobiles must 
be flexible enough to accommodate a variety of multimedia 
services and communication capabilities and adapt to various 
operating conditions in an (energy) efficient way. 
Application specific solutions present the most effective way of 
reducing energy waste and have been shown to lead to huge 
power savings [14][15]. Since such solutions use specialised 
hardware to handle multimedia data, their functionality is 
restricted to the capabilities of the hardware. While low power 
solutions are already available for application specific problems, 
doing so in a recontigurable environment is a substantially harder 
problem, since programmable devices often incur significant 
performance and energy consumption penalties. Making the 
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architecture programmable, inherently carries with it a large 
energy overhead, which most often dominates the energy 
dissipation of the intended computation. 
2.4 Discussion 
Basically, there are two types of computer devices for use on the 
road: the palm-top computer and the notebook computer. 
Notebook computers are battery powered personal computers, and 
the current architectures for mobile computers are strongly related 
to the architecture of high-performance workstations. Both the 
notebook and the personal computer generally use the same 
standard PC operating system such as Windows or Unix, same 
applications, use the same communication protocols and use the 
same hardware architecture. The only difference is that portable 
computers are smaller, have a battery, a wireless interface, and 
sometimes use low power components. The problems that are 
inherent to mobile computing are either neglected (e.g. the 
communication protocols are still based on TCP/IP, even if these 
behave poor in a wireless environment [2]), or tried to solve with 
brute force neglecting the increase in energy consumption (e.g. 
extensive error control, or software decompression). Adaptability 
and programmability should be major requirements in the design 
of the architecture of a mobile computer. Other small electronic 
gadgets like Web-phones, MP3 man, games and digital cameras 
will in the near future be integrated with the portable computers in 
a personal mobile computing environment [lo]. This not only 
leads to greater demand for computing power, but at the same 
time the size, weight and energy consumption must be small. 
Clearly, there is a need to revise the system architecture of a 
portable computer if we want to be able to have a machine that 
can be used conveniently in a wireless environment. A system 
level integration of the mobile’s architecture, operating system, 
and applications is required. The system should provide a solution 
with a proper balance between flexibility and efficiency by the use 
of a hybrid mix of general-purpose and application specific 
approaches. 
3. THE SYSTEM ARCHITECTURE OF A 
MOBILE DIGITAL COMPANION 
3.1 Architectural Overview 
The scope of the MOBY DICK project is the architecture of systems 
hardware, firmware and software in general. We address the 
following issues in particular: 
. Eliminate the CPU as an active component in all data 
streams. In particular we aim to eliminate the active 
participation of the CPU in media transfers between 
components such as network, display and audio system (e.g. 
when the companion functions as a phone, walk-man, TV, or 
electronic newspaper). 
. Eliminate main memory as the intermediate station for all 
data transfers between devices. The energy required to 
transfer and store the data is wasted if the data only occupies 
memory in transit between two devices (e.g. network and 
screen or network and audio). 
. Use dynamic programmable and adaptable devices that 
convert incoming or outgoing data streams, in particular 
network, security, display and audio devices. Because they 
are programmable, they can handle different data encoding 
standards and communication protocols autonomously. This 
has two effects. First, for a large number of these data- 
conversion functions (or filter functions), digital signal 
processors (DSPs), field-programmable hardware, or 
dedicated hardware are both faster and more energy efficient 
than general purpose CPUs. The second effect is that devices 
can be made to communicate directly with each other, 
instead of requiring CPU intervention for adapting data 
streams: 
. A display device will convert between, for example, 
MJPEG-compressed data and pixel data. Multimedia 
applications can benefit from compression as a means of 
saving (energy wasting) network bandwidth, but require 
a platform for the calculation necessary. 
. A network device will convert between byte streams 
used internally and, for example, TCP/IP packets 
streams on top of ATM. Network protocol stacks can 
be installed on the network interface device, or even on 
the base station, where they can handle much of the 
communication functions while the CPU is turned off. 
. Security protocols can be run in an environment beyond 
the direct control of the operating system or 
applications. Regular software is prone to many forms 
of attack (viruses, Trojan horses, bugs). 
The proposed architecture of the Mobile Digital Companion is 
shown in Figure 1. The figure shows a typical system with 
Processor module, Network module, Display module, Camera 
module, and Audio module, all interconnected by a switching 
fabric. The switch interconnects the modules and provides a 
reliable path for communication between modules. Addressing is 
based on connections rather than memory addresses. This not only 
eliminates the need to transfer a large number of address bits per 
access, it also gives the system the possibility to control the QoS 
of a task down to the communication infrastructure. This is an 
important requirement since in a QoS architecture all system 
components, hardware as well as software, have to be covered 
end-to-end along the way from the source to the destination. In 
our infrastructure all connections are associated with a certain 
QoS. 
Figure 1: A typical Mobile Digital Companion architecture. 
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Note that although our design assumes a low power, wireless 
multimedia computer, most of our ideas are applicable (perhaps 
with some modification) to many other types of computer 
(sub)systems, including high performance workstations and 
network interfaces. 
3.2 Application Domain Specific Modules 
The Mobile Digital Companion architecture comprises many 
devices normally found in multimedia workstations, but since our 
target is a portable computer, these devices generally do not have 
the performance and size of their workstation counterparts. Note 
that our devices are not merely that of dedicated I/O devices in the 
traditional sense. We prefer to call the devices modules, or I/O 
subsysrems, to emphasise the fact that they provide more 
functionality than a simple device. The modules differentiate to 
these devices in multiple ways. First, .each module is an 
autonomous sub-system that can operate without intervention 
from the main CPU. Secondly, it has a control processor that 
performs diverse operations, including connection management 
and energy management. Finally, most modules are able to adapt 
their behaviour to the ‘wishes’ of the client or application, and try 
to operate in the most efficient way. 
Advantages - The main advantages of this approach with multiple 
autonomous modules are: 
EfJicient processing - Instead of executing all computations 
in a general-purpose datapath, as is commonly done in 
conventional architectures, the energy- and computation- 
intensive tasks are executed on optimised modules. The 
modules are capable of efficiently performing device or 
application specific tasks. They can for example decompress 
a video stream, just before it is displayed on the screen. 
Eliminate useless data copies - When the data flows directly 
between the modules that need to process them, unnecessary 
data copies can be eliminated. For example, in a system 
where a stream of video data is to be displayed on a screen, 
the data can be copied directly from the network into the 
screen memory, without going through the main processor. 
Relieve the general-purpose CPU - In a media-centric 
system the data can flow between modules without any 
involvement of the main CPU and without using any 
processor cycles. The main CPU is also relieved of having to 
service interrupts and to perform context switches every time 
new data arrives, or communicate with a local device. 
Adequate energy management - Each module contains 
specific knowledge about the usage patterns and the specific 
requirements for a device. Therefore, each module has its 
own responsibility and has some autonomy in deciding how 
to manage its state of operation to minimise its energy 
consumption without compromising its quality of service. 
Flexible and adaptable - Because the modules are 
programmable, they can offer the flexibility to provide 
support for various standards that a Companion might need 
to use (e.g. different encoding and encryption schemes), and 
the adaptability to adapt its mechanisms, algorithms and 
techniques to the various operating conditions. Of all the 
programmable modules, the general-purpose processor is 
merely the most flexible one. The processor will be used for 
all tasks that the application specific modules are not capable 
of, or when the implementation would not be efficient. 
Of course there are also some disadvantages. The most apparent 
disadvantage seems to- be that using application domain specific 
modules requires more hardware. Instead of processing all tasks 
on one general-purpose processor, these tasks are distributed over 
several modules. However, it is expected that the advance in 
technology give enough possibilities to take advantage of the 
increased effective chip-area and provide more functionality while 
keeping the energy consumption low. Another disadvantage is 
that to make a new architecture gain wide acceptance, it must run 
a significant body of software, which will require a major software 
development. 
3.3 Related Work 
Different architectures have been proposed to address mobile 
multimedia computing. There are few systems that address energy 
reduction. Systems like the InfoPad [ 181 and ParcTab [9] are 
designed to take advantage of high-speed wireless networking to 
reduce the amount of computation required on the portable. These 
systems are a kind of portable terminal and take advantage of the 
processing power of remote compute servers. This approach 
simplifies the design and reduces power consumption for the 
processing components, but significantly increases the network 
usage and thus potentially increases energy consumption because 
the network interface is energy expensive. These systems also rely 
on the availability of a high bandwidth network connectivity and 
cannot be used when not connected. UCLA has constructed a 
network testbed that uses a hardware architecture to localise data 
for both communication and video in order to increase 
performance and reduce energy consumption [ 12][ 131. Abnous 
and Rabaey propose an architecture for signal processing 
applications that is flexible and uses low power [l]. The 
architecture consists of a control processor surrounded by a 
heterogeneous array of autonomous, special purpose satellite 
processors. The granularity of these tasks is relatively small. Some 
examples include address generators, multiply-accumulate 
processors for computing vector dot products, etc. 
An architecture in which a generalised packet switched 
interconnect is used to connect processors, memories, and devices 
has widely come to be known as a ‘desk area network’ (DAN) 
[ll]. We have adopted this concept, and believe that such an 
architecture is also suitable for low power portable computers. 
Our architecture has therefore some similarities to for example the 
Desk Area Network from Cambridge [7], VuNet from MIT [8] and 
the APZC architecture from the University of Washington [3]. 
However, their main motivation was performance and 
interoperability between (ATM) networks and devices. Our main 
motivation is reducing energy consumption. Furthermore, another 
main distinction is that our primary target is an architecture that 
can be used for a small portable computer, and not a high 
performance networked workstation. Ultimately, the architecture 
should be implemented in just a single chip. Therefore, we would 
not call the architecture a Desk-area network, but merely a Chip- 
area network. 
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4. ARCHITECTURE AND DESIGN OF THE 
OCTOPUS SWITCH 
The previous section described the architecture of the Mobile 
Digital Companion. In this section we will present the architecture 
and design of the Octopus switch that is used as the 
interconnection network of the Mobile Digital Companion. A key 
goal motivating the design has been simplicity, flexibility and 
energy efficiency. 
4.1 Octopus architecture 
Figure 2 shows an architectural view of the system of a Mobile 
Digital Companion. The Octopus switch provides the 
interconnection infrastructure between the functional modules in 
the system. 
Figure 2: System architecture Mobile Digital Companion. 
At the heart of the Octopus architecture is the Octopus switching 
fabric. The fabric connects eight Module Interjace Controllers 
(MIC) that interface to the Functional Modules. These MICs 
decouple the modules from the Octopus switch and the other 
modules. The MICs contain small transmission and reception 
queues that store ATM cells. The MICs further perform 
operations like connection setup and arbitration for the 
connections between the modules. In the architecture we have 
chosen to adopt the size and the structure of an ATM cell, i.e. 5 
bytes header and 48 bytes payload. This format has shown to be 
sensible for several reasons, among a very practical one is that it 
allows for a simple connection to the ATM network that we are 
using. The size is small enough to allow for a fast and flexible 
scheduling of communication streams, and large enough to have a 
relatively small overhead. 
4.2 Buffering Strategies 
A problem that can occur on any communication network is 
blocking. Blocking results from sharing common resources such 
as common links or buffers. The amount of buffering required in 
the system depends strongly on the traffic characteristics of a 
connection. It is however not always possible to know the exact 
traffic characteristics. For example, because video and audio data 
streams are often bursty the traditional system must be able absorb 
large bursts. In the design of the Octopus architecture we have 
tried to minimise the amount of buffering required. Having 
limited buffering, can result in several advantages for both 
performance and energy consumption: 
. High performance - Because the data is copied with no or 
just minimal buffering from the source module directly to the 
destination module, the latency is reduced. Although a 
properly implemented buffering should not have an effect on 
the throughput, performance limitations can reduce the 
throughput. In many implementations the data has to traverse 
a shared path more than once, and then requires a high- 
bandwidth communication channel and a high-performance 
copying engine. 
. Energy efficient - There is less energy needed for the storage 
of the data, and also for the transfer to and from the buffers, 
. Simple flow control - If buffering is used, then, in order to 
prevent ovefflow of the buffers, these buffers must be either 
very larger or there must be a good and fast data flow 
mechanism. Large buffers require extra area and energy, 
which is wasted because most of the time they will not be 
used. Flow control also induces extra energy consumption 
and extra area because it requires extra communication and 
makes the design more complex. 
. Predictable QoS - Having large buffers also influences the 
Quality of Service because they increase the latency and jitter 
of the data packets between the modules. 
Reduction in the required amount of buffering on the mobile can 
be achieved in several ways. Firstly, the applications that source 
the traffic can try to adapt the traffic rate to the rate at which the 
sink module can accept it. For example in a communication 
stream between a video camera and a display, the camera could 
lower its frame rate or use a smaller picture size. Secondly, the 
modules could try to adapt their implementation such that the 
system can handle the traffic rate. For example, the video source 
could use another coding mechanism. Thirdly, if the 
communication stream is between a mobile and an application or 
service that is running on a system with plenty of energy (in 
general on a wired network), then the required buffering could be 
migrated from the mobile to the fixed station. 
Octopus buffer organisation - In our model, the interconnection 
network is transparent and provides only a direct connection 
between two functional modules. In the Octopus architecture 
buffering can in principal be performed at three layers: 
Octopus switching fabric buffering - We have omitted 
buffering of ATM cells in the switching fabric. Only one 
byte buffering in the fabric is needed for synchronisation of a 
connection stream between two MICs. 
Module Interface Controllers buffering - These units provide 
a minimal amount of buffering ATM cells, just enough to 
decpuple the timing of the attached modules from each other 
and to buffer the data during the scheduling latency interval. 
Therefore, the rate at which the functional modules can 
handle traffic must thus be lower than the capacity of the 
MICs and the interconnection network. 
Functional modules buffering - This is the place where the 
most significant buffering can occur. Because the raw 
interconnect data rate of the Octopus switch is much higher 
than the rate in which the modules will probably handle the 
traffic, the main bottleneck will thus be not in the switch, but 
at the end-points of a connection between the modules. The 
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responsibility of the buffer organisation is thus transferred to 
the module. 
In some cases, like in traffic that uses the wireless communication 
network interface, buffering can be advantageous and reduce the 
energy consumption [6]. In such cases the energy consumption 
required to buffer the data is lower than the energy savings that 
are achieved. However, this is only possible up to a certain limit 
due to buffer space limitations and Quality of Service 
requirements like latency limitations. 
4.3 Octopus Switching Fabric Architecture 
The Octopus switching fabric behaves like a reconfigurable 8 port 
ATM switch. The switching provides a simple mechanism for the 
exchange of cells, regardless of their payload. The Octopus switch 
simply routes the traffic according to (a part of) the Virtual 
Channel Identifier (VCI) in the header. In contrast to full-blown 
ATM switching fabrics, the responsibility for ATh4 functions, 
such as VCI mapping and flow control, has been teased out of the 
switch fabric and assigned to the devices that plug into the 
switching fabric. The MICs are responsible for translating the 
VCI to the address of the destination module, and - when a 
connection has to be established - initialises the switching fabric 
with that address. 
The architecture of the switching fabric is therefore basically very 
simple; most of the complexities are migrated to the Module 
Interface Controllers. A switch consists of 8 input sections, 8 
output sections, and an 8 x 8 interconnection structure. A MIC is 
connected to an input section and an output section. The 
connection between the MIC and an input and output section is 
shared, so the Octopus switch can support half-duplex 
connections only. 
The interconnection network can be implemented in several ways 
as long as its capacity is large enough to support at least the 
maximum of four simultaneous connections at a rate that exceeds 
the data rate of an external module. In our prototype we use a 
fully connected crossbar. Although such a crossbar needs a large 
interconnection structure, the data rate on the individual 
connections can be relatively low. 
The input section basically consists of only three registers: an 
address register that determines the output section of the 
connection, a control register for energy management and general 
control, and a status register. The dataflow of a connection passes 
the input section transparently. The control register determines 
when a request for a connection will be made. The status register 
will contain status information about the current connection. The 
output section contains two registers (control register and status 
register) and a synchroniser that synchronises the data stream so 
that the receiver MIC will handle it correctly in time. The status 
register is in fact shared with the input section. All requests for an 
output section are stored in this register and can be read by the 
MIC. Both the input and the output section share the control unit. 
This unit generates the clock signal for the attached MIC, and 
generates an attention signal when the MIC has to perform an 
operation. The attention signal is used to wake-up the MIC from 
sleep mode. 
Figure 3 shows one input section and one output section that are 
involved in one connection between two modules. The 
interconnection network uses the address stored in the address 
register of the input section to select the output section it wants to 
make a connection to. 
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Figure 3: Structure of one input section and one output section 
of the Octopus switch. 
4.4 Module Interface Controller Architecture 
The Module Interface Controller operates at the module interface 
layer. Its main task is to provide a data-path between the modules. 
The MIC basically contains the following units (see Figure 4): a 
transmission queue that stores ATM cells originating from the 
module in transit to the switching fabric; a reception queue 
receives the ATM cells coming from the switching fabric; a VCI 
mapping table that determines the destination module, and is 
indexed by the VCI in the header of the ATM cell; and an arbiter 
that performs the actual establishment of a connection and 
performs scheduling in case multiple simultaneous requests are 
received via the switch. 
Using a typical communication stream between two MICs we will 
briefly describe the basic functions of these units. 
When a MIC receives an ATM cell from the module it is attached 
to, it will first store this ATM cell in its transmission queue. The 
connection identifier contained in the VCI header of the ATM cell 
indexes the VCI mapping table to lookup the output port. The 
MIC will then establish a connection with this destination MIC. 
Cells with a VCI that is not known will be forwarded to a default 
module, which in general will be the CPU-module. The CPU- 
module contains the connection manager (Conhfng) that is 
responsible for the management of all connections in the system. 
The ConMng uses special management cells to communicate with 
the MICs and the modules in the system. The VCI mapping table 
will be initialised by the ConMng using these management cells. 
When the destination MIC receives a request for a connection, the 
arbiter determines when and whether the connection can be 
established. If there are multiple simultaneous connection 
requests, it uses a scheduling algorithm to determine which 
request can be honoured first. 
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Figure 4: Module Interface Controller architecture. 
When the connection is established the source MIC forwards the 
data from its transmission queue over the Octopus switching 
fabric to the destination MIC. The destination MIC then first 
stores the ATM cells in its reception queue before it is further 
forwarded to the attached module. Note that the buffering of cells 
in the transmission and reception queue is not always required: 
when the module is capable of handling the cells at the required 
rate, then buffering can be omitted. 
4.5 Connections 
All communication between modules is based on connections. 
Prior to a communication transfer between two modules, a 
connection has to be set up. The ConMng schedules traffic 
between the modules. All connections are uni-directional. There 
are basically two types of connections: 
. Ad-hoc connections - Modules that need no guaranteed flow 
of data use the ad-hoc connections. These type of 
connections are thus unreliable, and a higher protocol is 
needed e.g. for flow control. Ad-hoc connections are also 
used during the connection setup phase in which the module 
establishes a guaranteed connection with a different module. 
. Guaranteed connections - Guaranteed connections are used 
to transfer data between modules that require bandwidth 
guarantees between the modules. Once a guaranteed 
connection is established, the actual data transfer still has to 
be announced by the source. In this way, the destination MIC 
can determine whether the reserved bandwidth is actually 
used, or otherwise assign that bandwidth to other 
connections. 
Individual MICs in the Octopus switch can be remotely 
configured by using special control cells. The operating system 
running on the CPU-module issues these control-cells. 
During connection setup of a guaranteed connection, the source 
module contacts the ConMng that it requires a channel to a 
module with a certain amount of bandwidth. It therefore transmits 
an ATM cell containing the request to the CPU-module using an 
ad-hoc connection. Upon receiving the request, the CPU-module 
will determine whether there is enough bandwidth available 
between both modules involved and that the connection can thus 
be established. The ConMng then might negotiate with the 
destination module to verify that this module is capable and 
prepared to connect. If the connection is not possible (because 
either the ConMng knows that there is not enough bandwidth in 
the Octopus switch, or the destination module cannot accept the 
connection), then the ConMng will reply to the requesting module 
that the connection is currently not possible. If the connection is 
possible, then it will inform the destination module and the source 
module that it a new connection has been set-up. 
The aggregate bandwidth available inside the Octopus switch 
allows each module to communicate at a rate that is probably 
much higher than it can source or sink. The Octopus switch 
allows up to four parallel connections between eight modules. 
Given the small number of modules and the rate at which our 
present modules are able to generate traffic, this provides enough 
bandwidth. 
4.6 Scheduling 
In principle each MIC is capable of buffering just a few ATM 
cells, both for receive traffic as well as for transmit traffic. The 
input ports of the MICs can receive multiple simultaneous 
requests from all other MICs. A scheduling policy has to be 
applied to choose which input port will be acknowledged, and can 
forward an ATM cell to the module. The problem of scheduling in 
switches has been studied extensively in the design of ATh4 
switching fabrics. Although the design of our internal ATM 
switch is much more limited, many of the peculiarities in full- 
blown ATM fabrics apply to the Octopus switch. 
. In static scheduling the bandwidth allocation is made on the 
basis of time slots in a service cycle. A service cycle is a 
periodically recurring time interval consisting of s time slots. 
In static scheduling each time a new request for a connection 
is made, the scheduler tries to allocate bandwidth on the path 
between source and destination by reserving resources for a 
number of timeslots. A communication-scheduling table 
describes which connections can communicate at each time 
slot. When a new reservation is made, the scheduling table 
has to be updated, and possibly rearrange the previous 
schedules. 
. In dynamic scheduling the arbitration is more dynamic, and 
uses a scheduling mechanism to choose which cell to 
forward on the output link. Common arbitration schemes, 
such as round robin scheduling or priority based scheduling, 
are suitable. A problem associated with dynamic scheduling 
is fairness because the scheduling is distributed at all the 
output ports. Real-time traffic is not really suitable when 
using dynamic scheduling. 
In the prototype of the Octopus switch we use a combination of 
both scheduling techniques: static scheduling for guaranteed 
connections, and dynamic scheduling for ad-hoc connections. 
Static scheduling - Each time a new guaranteed connection is 
required, the source MIC issues a connection request to the 
ConMng. The ConMng tries to allocate bandwidth on the path 
between source and destination by reserving resources for a 
number of timeslots. The communication-scheduling table that 
describes which source MIC can communicate at each time slot is 
distributed to all MICs in the system using a management cell. 
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When the guaranteed connection is established, the connection 
has reserved some bandwidth but these slots are not yet used for 
traffic. When the source has traffic on the guaranteed connection, 
it still needs to issue a request to the destination. The arbiter in the 
destination MIC will always honour this request. When the 
guaranteed connection has no traffic and does not use the slot, 
other connections may use the slot instead. 
Dynamic scheduling - Dynamic scheduling is much more 
flexible and the traffic can easily be adapted to the current needs. 
In the prototype the scheduler of the arbiter in the MICs are based 
on a round-robin scheduling based on the source MIC (and thus 
not per connection). Fairness is not a big issue because most 
connections will be reserved in advance using the static 
scheduling. These guaranteed connections have a high priority. 
Note that traffic between two modules may consist of both a 
guaranteed connection, as an ad-hoc connection. For example, a 
video connection requires a guaranteed throughput to maintain 
some QoS, and more bandwidth only to improve the quality for 
which it uses the ad-hoc connection. 
5. IMPLEMENTATION OF THE OCTOPUS 
SWITCH 
A key goal motivating the design has been simplicity and 
flexibility. Our goal was to build a testbed from off-the-shelf 
VLSI components that was easy to design and test. Therefore, the 
prototype interconnection module is build using a Field 
Programmable Gate Array of Xilinx (i.e. XC4OlOXL) surrounded 
by six low-end and low-power micro-controllers (i.e. Microchip 
PIG 16C66). 
5.1 Implementation 
The FPGA can be programmed to operate as the switching fabric 
that connects the modules. Each port of the switch is connected to 
one micro-controller, so in our testbed we have six micro- 
controllers. The micro-controllers implement the Module 
Interface Controllers (ME) as described in the architecture. The 
datapath between the micro-controllers and the FPGA is eight bits 
wide. The internal datapath in the switch is also 8 bits wide. All 
data in the system is based on the size of an ATM cell. We have 
implemented the interconnection as a fully connected crossbar 
switch. The switch does not have ATM sized buffers, but just 
some synchronisation and pipeline registers. 
In the current prototype the MICs perform several tasks: 
connection establishment with the other MICs that are connected 
to the switch, routing of traffic between the modules, scheduling 
of traffic at the output port of the switch destined for the module, 
and the actual data-transfer between the module’s device and the 
input port of the switch. 
The design has been implemented and tested. The design allows 
us to do experiment with and make performance measurements of 
various architectures and interconnection protocols. We used 
VHDL as a design tool. 
Figure 5: Testbed implementation Octopus. 
5.2 Clock Gating 
The design methodology used is data driven and based on 
asynchronous methods, combined with synchronous parts. Each 
individual part of the switch that is not used at some time, does 
not receive any data and clock changes, thus minimising energy 
consumption. 
At the archirecture level clock gating is a particularly attractive 
technique because little hardware and design complexity is needed 
to achieve substantial energy saving. At the system architecture 
level layer the Octopus interface controllers can be left idle and be 
sleeping for an extensive period of time. The Octopus switch 
controls the clock signals of its attached interface controllers. 
When there is no traffic flow in the system, all interface 
controllers are sleeping and receive no clock. When, due to an 
external event, the Octopus switch notices that it requires an 
interface controller, it enables the clock signal to the interface 
controller, and wakes the controller from its sleep. 
Clock gating at the circuit level in the Octopus switch is used in 
various blocks and at different hierarchies. If any block is not 
needed to handle traffic, then the block is inactive, and receives 
no clock. When a block takes part in the communication stream 
between two functional modules, the block becomes partially 
active. 
This principle is applied both at the control flow (for state- 
machines) and at the data-flow. The advantages for the state- 
machines are mainly local: no energy is wasted just to stay in the 
same state. The advantages when applying this principle in the 
data flow can have more impact. The data-flow in the Octopus 
switch is based on a pipelined and guarded architecture. 
Switching activities are the biggest cause of energy dissipation in 
most CMOS digital systems. Therefore, switching activities that 
do not contribute to the actual communication and computation 
are eliminated. To reduce the switching activities inside the 
Ocropus switch, latches (registers) are added into the data flow 
that guard switching activities to propagate further inside the 
switch. 
5.3 Performance 
We have measured the performance and energy consumption of 
the Octopus switch including the MICs. All measurements are 
performed with a clock frequency applied to the switch and MICs 
ranging from 0.1 to 32 MHz. This is equivalent to a raw data-rate 
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Figure 6: Phases during switch communication. 
per connection of 0.1 to 32 Mb/s. The Octopus switch is capable 
to support up to three simultaneous active connections when the 
connections are disjoint. This makes the total maximal throughput 
to be 96 Mb/s. This data-rate is more than sufficient to support all 
our expected data-streams on the mobile computer. 
5.3. I Pegormance and energy consumption during 
data transfer 
In Figure 7 we have plotted the measurement results for varying 
frequencies, and with a different number of simultaneous data- 
flows. In this setup a maximum of three disjoint connections were 
active, involving six modules, three sending and three receiving 
MICs. Since the connections are disjoint, no congestion can occur 
and all units are able to operate at maximum speed. The graphs 
show clearly that the energy consumption increases linearly with 
the frequency, which was expected. It also shows that the required 
amount of energy depends strongly on the number of dataflows in 
the switch. This effect is mainly due to our aggressive power 
management. All parts of the system that at some moment have no 
functionality, are in a low power mode. The micro-controllers are 
in a very low power mode when they don’t have traffic, and their 
contribution to the energy consumption can be neglected. The 
switch however hasalways a large energy overhead due to the 
implementation in an FPGA. 
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Figure 7: Power consumption Octopus switch. 
In these measurements the micro-controllers are actively 
transferring data from their modules to the switch. There are three 
transmitting modules, and three receiving modules. The 
transmitting micro-controllers operate in the following sequential 
phases: 
. Module UO phase in which data is transferred between the 
module and the MIC 
. Arbitration phase, in which a connection between source and 
sink MIC is established 
. Data-transfer phase, in which the data is .transferred in the 
switching fabric 
. Release phase, that acknowledges the transfer and releases 
the connection. 
Note that the phases of both micro-controllers that take part in the 
connection operate in parallel, and that the effect is that there is a 
pipelined datatlow between the modules. 
We have also measured the time in which the individual phases 
contributed to the total time needed to transfer one ATh4 cell. In 
the setup the arbitration phase took 9% of the time, the data- 
transfer phase, including the release phase, took 27%, and the I/O 
phase took 64%. Note that the interface with the switch is highly 
optimised, and that the interface with the module is more general, 
and requires more time. 
The measurements show that the costs of having a flexible 
dynamic scheduling can be significant. The overhead introduced 
by the arbitration and release phase is about 30% when only one 
ATM cell is actually being transferred. A solution can be to have 
larger packets of multiple ATM cells, but this will lead to a bigger 
latency. 
5.3.2 The effect of clock gating and data guarding to 
the energy consumption 
To determine the usefulness of our clock gating strategy and 
guarding of data on the energy consumption of the switch, we 
have made two versions of the switch: one optimised that uses 
clock gating and data guarding wherever possible, and one’ 
traditional design that did not use these techniques. 
Figure 8 shows the increase in power of the traditional design 
versus the frequency. The figure plots two graphs, one when no 
data flow occurs and the switch is idle, and another when one 
connection between two modules is active. When the switch is 
idle, the increase in energy consumption of the traditional design 
can be up to 65%. The optimised design does not have useless 
clocks or data transitions. The main source of energy consumption 
that is left is due to the inherent energy consumption of the 
FPGA. This shows that - even for an FPGA that has a high energy 
consumption overhead - it is indeed worthwhile to optimise the 
clocking system. 
When the switch is active, and there is one connection that 
communicates at maximum speed, the advantage is less: the 
increase in energy consumption of the traditional design is 25%. 
This can be expected since the attached MICs are also active and 
consume energy when there is a connection. 
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Figure 8: Effect of clock gating and data guarding. 
6. SUMMARY AND CONCLUSIONS 
In this paper we considered the problem of designing an 
architecture for a handheld mobile multimedia computer. Energy 
management is the general theme in the design of the system 
architecture since battery life is limited and battery weight is an 
important factor. 
As the Mobile Digital Companion must remain usable in a wide 
variety of environments, it must be flexible enough to 
accommodate a variety of multimedia services and 
communication capabilities and adapt to various operating 
conditions in an (energy) efficient way. The approach made to 
achieve such a system is to use autonomous, adaptable modules, 
interconnected by a switch rather than by a bus, and to offload as 
much as work as possible from the CPU to programmable 
modules that is placed in the data streams. Thus, communication 
between modules is delivered exactly where it is needed, work is 
carried out where the data passes through, bypassing the memory, 
modules are autonomously entering an energy conserving mode 
and adapt themselves to the current state of the resources and the 
requirements of the user. The application domain specific 
modules offer enough flexibility to be able to implement a 
predefined set of (usually) similar applications, while keeping the 
costs in terms of area and energy consumption to an acceptable 
low level. 
The data paths through the switch only consume energy when data 
is being transferred, leaving most of the switch turned off nearly 
all the time. This is achieved by using clock gating and data 
guarding techniques in the switching fabric and energy 
management mechanisms in the module interface controllers. The 
interconnect of the architecture is based on a switch, called 
Ocropus. In our model, the interconnection network is transparent 
and provides only a direct connection between two functional 
modules. The switch supports two basic connection types: ad-hoc 
connections for traflic with no hard real-time requirements, and 
guaranteed connections for traffic with (hard) real-time 
requirements. To assign the bandwidth in the switch we use static 
scheduling for guaranteed connections, and dynamic scheduling 
for ad-hoc connections. A certain portion of the bandwidth is 
allocated to traflic of guaranteed connections, and any unused 
bandwidth can be used for other traffic. 
We have built a testbed of this architecture from off-the-shelf 
VLSI components that was easy to design and test. A key goal 
motivating the design has been simplicity, flexibility and energy 
efficiency. The performance of this prototype provides bandwidth 
guarantees and enough bandwidth for many multimedia 
applications. The power management hat was used showed to be 
very effective. Currently we are building the network module that 
uses a dynamic error control adapted to the QoS and traffic type 
of a connection, and has dedicated connection queues and flow 
control for each connection [6]. An energy-efficient MAC 
protocol is used that is able to provide near optimal energy 
efficiency for the mobile within the QoS constraints. Both the 
base station and the mobile use the operating system Inferno [4] 
which allows applications and system functions to be split and 
migrated dynamically between client and server. 
Future research 
The testbed showed that it is already feasible with standard 
components to build an energy efficient architecture that allows 
many devices in the system to be turned off (including the CPU), 
while still providing enough performance to support multimedia 
applications. Having an energy efficient architecture that is 
capable to handle adaptability and flexibility in a mobile 
multimedia environment requires more than just a suitable 
hardware platform. First of all we need to have an operating 
system architecture that can deal with the hardware platform and 
the adaptability and flexibility of its devices. Optimisations across 
diverse layers and functions, not only at the operating systems 
level, is crucial. Managing and exploiting this diversity is the key 
system design problem [ 171. A model that encompasses different 
levels of granularity of the system is essential in the design of a 
energy management system and in assisting the system designer in 
making the right decisions in the many trade-offs that can be made 
in the system design. Finally, to fully exploit the possibilities 
offered by the reconfigurable hardware, we need to have proper 
operating system support for recontigurable computing, so that 
these components can be reprogrammed adequate when the 
system or the application can benefit from it. 
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